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Abstract—Activities for the comprehension and development
of Cyber-Physical Systems (CPS) include analysis of multi-
ple disciplines including mechanical engineering, electronic
engineering, systems engineering and computer science. This
work presents a comprehensive and applicable methodology
for the initial activities of the development process of CPS.
This methodology displays the capacity to describe and enable
detailed analysis of the relevant properties of these systems as,
for example, time specification, resources, communication and
non-functional properties of CPS. In this research, two consol-
idated approaches of Model-Based Engineering are used in a
combined way for proposing a methodology for requirements
analysis, modeling and formal specification of CPS. Initially, a
strategy for the definition, modeling, specification, and catego-
rization of requirements in a tabular way is proposed. From
the system definition in a high abstraction level, the SysML
Requirements diagram is extended by using UML profile
MARTE/VSL for formalization of restrictions, annotations and
stereotypes in the model. Initial results of the application of
the proposed methodology are presented by means of a case
study of the Industrial Packing System.
1. Introduction
Currently, manufacturing systems have a high degree of
automation, which increases complexity during their devel-
opment. These systems are used to control physical and log-
ical components, and also have to consider quality aspects
such as efficiency and reliability. Among the objectives of
such systems in industry one can mention the need for cost
reduction of traditional production processes, the ability to
create distributed control in an agile manner, and the high
need for customization and fast reaction regarding demands
of consumers.
Due to operational capacity and high intelligibility, many
manufacturing systems are also considered Cyber-Physical
Systems (CPS) [1]. CPS are characterized as intelligent
systems that are composed of digital virtual/cyber technolo-
gies, software, and physical components, and intelligently
interact with other systems across information and physi-
cal interfaces [2]. These systems are able to interact with
external environment and generate immediate responses to
the environment. Analysis and specification approaches are
important, in this context, for enabling definition of the main
functionalities, restrictions and response times imposed on
these systems [3].
Model-Based Engineering is an approach for analysis,
specification and design of systems that intend to raise the
level of abstraction through the use of models in systems de-
velopment activities. MBE can be seen as a trend in the de-
sign of smart automation systems. Several MBE approaches
have been proposed in recent years as, for example, in the
field of automotive systems [4], [5], traffic control systems
[6], [7], unmanned aerial vehicle systems [1], among others.
MBE approaches can be employed under different per-
spectives and interests, allowing one to analyze and describe
mechanical components which are usually integrated with
electronic and software components [8], as well as providing
high relevance to handle semantic gap between specification
and system design and the actual features of an application.
For instance, in [9], the MBE approach has been applied
in case studies at Renault automotive systems to struc-
ture the processes and activities of architectural design. A
methodology for integrated design of mechatronic systems
is presented in [10], in which the W model and SysML are
employed to compose the design methodology that will be
evaluated on a case study of the filling system of a Tetra
Pak Packaging Solution. MBE is applied in [11] to define the
functional specifications, systems modeling, the traceability
criteria for an automotive drive line system, with the benefit
of providing a wide communication process through a com-
mon language. In [2], MBE approaches are used to describe
a production cell of the SmartFactory System. In the case
study, the assembly modules, the material identification and
the flow control are presented using SysML Blocks diagram.
Another example of using SysML is described in [12], in
which SysML is extended resulting in SysML-AT (SysML
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for automation), which describes the hybrid characteristics
of a manufacture system focusing in the centralized, decen-
tralized and distributed hardware architectures. An aspect-
oriented MBE approach, named as Aspect-Oriented Model
Driven Engineering for Real-Time systems (AMoDE-RT),
is proposed in [8]. AmoDE-RT is applied in the design
of industrial mechatronic systems, more specifically for
controlling a product assembler industrial cell.
Manufacturing systems are also characterized by great
complexity of their physical and logical components and,
especially, cooperation and communication between hetero-
geneous subsystems. Therefore, it becomes essential the
adoption of good practices and processes to deal with repre-
sentation and definition of different properties of these sys-
tems in order to achieve greater integration and consistency.
Non-functional nature of some important requirements of
embedded systems, such as dispersion and confusing ma-
nipulation of their properties can lead to several problems
about their development, comprehension and deployment. If
these problems are not treated properly, the overall project
complexity regarding spending efforts and project chrono-
gram can be increased [8]. In the design phase it is important
to raise the level of abstraction in the early stages of system
development cycle in order to facilitate the understanding
and analysis of different embedded components and their re-
lationships by most stakeholders. Models at high abstraction
levels minimize possible omissions and complexity [13].
Research presented here presents a methodology for
the initial activities of the development process of CPS,
where new methods/profiles, suitable for CPS domain. This
research differs from the previously mentioned works due
to three main reasons. The proposed MBE approach aims to
integrate a SysML based design for specification of complex
systems, with domain-specific concepts of CPS (by using
MARTE profile constructors). The proposed approach aims
to be initially tailored for analysis processes, textual and
graphical requirements specification which are relevant to
real-time systems. Finally, for allowing future validation and
verification processes, formalized descriptions are employed
in modelling elements for the non-functional requirements
of the IPS system. The methodology proposed in this paper
is applied to the design of industrial mechatronic systems
with focus on analysis, specification and design of embed-
ded and real-time characteristics of CPS.
2. Brief Introduction to Value Specification
Language
Within VSL, semantics and syntax is presented to de-
scribe DataTypes (primitive DataTypes and enumeration),
literal value (real literal, DateTime and default literal), ex-
pressions, composite values (for example, interval collec-
tions, tuples and choices), and also expressions of time,
which allows specifying temporal values and expressions.
VSL extends the UML simple time model by adding
capabilities to improve the properties for a description of
different data types, provides criteria for specification of
literal constant values, offers support to describe different
types of expressions in order to allow the description of
references to variables, and allows to represent different
types of expressions. In addition, VSL describes, through
package TimeExpressions, a specialized syntax for writing
expressions and specifications of time values in the model
elements.
Concepts presented above characterize abstract syntax
and semantics of VSL. A concrete syntax is described by
means of the value specifications for an expression, being
the construction of an expression as shown in expression 1:
<value specification>:: =<literal>j
=<interval>j
=<enum specification>j
=<collection>j
=<tuple>j
=<choice>j
=<expression>j
=<time expression>j
=<obs call expression>
(1)
Value Specifications are used to specify the textual value
parts of UML models. The value specification could be a
simple literal, such as a number, or it could be a complex
expression that involves variables and operations. A full
form of atomic definition for formulation of expressions is
presented in expression 1. Understanding each value speci-
fications becomes important to define functional constraints
modeled elements, as well as to formulate more complex
temporal expressions which usually groups one or more
expressions of a value specification.
Time Expression, presented in expression 2, allows to
formalize different temporal and non-functional expressions
on elaborated models and are important for providing differ-
ent and rigorous standards for representation of expressions.
In general, a Time Expression enables description of inter-
vals (minimum and maximum) and duration of an event,
as well as the distance considered between consecutive
events (see Expressions 9 and 10), to make explicit the
specific moments of occurrence of an event (see Expression
7), detail specific event durations (observe Expression 3),
describe occurrence of conditional events and, also, specify
possible variations in events that can be represented in model
elements (Expression 8).
<time expression>::= <duration expr>j
<instant expr>j
<jitter expr>
(2)
Definition 1: A DurationExpression is a temporal ex-
pression that evaluates as a duration value for the event
represented. Its syntax is defined by expression 3:
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<duration expr>::= (<real literal>jvariable call expr>)j
<duration obs expr>j
(0(0<instant obs expr>0 0
<0instant obs expr>0)0)
(3)
A Duration Expression can also be decomposed into the
following expressions 4, 5 and 6:
<variable call express>::= <variable name>j
(4)
<duration obs expr>::= <duration obs name>
[0[0<occur index expr>0]0][0when0
<condition expr>0]0]
(5)
<instant obs expr>::= <instant obs name>
[0[0<occur index expr>0]0][0when0
<condition expr>]
(6)
Specifications presented in expressions 4, 5 and 6 need
definition of the following atomic values for an expression:
<variable name>::= [<namespace>0:0]<body text>
<duration obs name>::= [<namespace>0:0]<body text>
<instant obs name>::= [<namespace>0:0]<body text>
<occur index expr>::= <value specification>
Definition 2: : An InstantExpression allows to describe
temporal expressions that are able to represent a value of
instant of time. Its syntax is defined in Expression 7:
<instant expr>::= (<datatime literal>j<variable call expr>)
::= [0+0<duration obs expr>)j
::= (<instant obs expr>[0+0<duration expr>])
(7)
One datetime-literal provides the following specifica-
tions:
<datetime literal>::= (<data string>[daystring])
::= j(<time string>[data string>]
::= [day string])j(<daystring>])
Definition 3: : A JitterExpression describes a variation
(jitter) in the occurrence of events that occur in instants
separated by periodical intervals. Occurrence of these vari-
ations must be detailed to enable the control of possible
variations or delays in events/actions in the system. Expres-
sion 8 describes the different possibilities for description of
a jitter.
<jitter expr>::= (0jitter(0<instant obs expr>0)0)j
::= (0jitter(0<instant obs expr>
::= 0 0<instant obs expr>0)0)
(8)
Definition 4: Expressions that refer to representation
of temporal instants or event durations to be expressed are
presented in expressions 9 and 10. Both expressions describe
a special type of interval specification that has temporal
expressions with lower and upper limits:
<instant interval>::= (0[0j0]0)<instant expr>0::0
::= <instant expr>(0[0j0]0)
(9)
<duration interval>::= (0[0j0]0)<duration expr>0::0
::= <duration expr>(0[0j0]0)
(10)
Often, when specifying real-time systems, one needs to
represent time cardinality (delays, duration of events, clock
time, chronometric time, and models to represent logical
time).
Each one of these expressions are applied in a rigourous
way for specification of models. Therefore, abstractions,
restrictions, requirements and models specifications, which
are most often described in natural language, can be for-
mally specified using VSL expressions. As a matter of
fact, representation of temporal expressions will be used
to different kinds of time related expressions, including
instants, durations, and jitters.
3. Proposed Approach
Fig. 2 presents the proposed approach in order to es-
tablish several contributions in the real-time and embedded
domain. This approach supports the specification process
and documentation requirements, requirements analysis, re-
quirements consistency check (as future work), and also
contribute to activities of system design. The main focus
is in the development process of systems with embedded
and real-time features.
Initially, different domain characteristics are presented
and analyzed in order to find out the different functional
modules that represent the system or component in question.
In this sense, in this activity the initial needs of the system
must be conceived, analyzed and listed in natural language.
SysML Requirements diagram is further elaborated to
enable requirements elicitation (stage of initial requirements
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Figure 1. Proposed Approach
engineering process) of the proposed system. Initial models
are constructed by means of SysML Requirements diagram,
allowing to detail the different requirements that make up the
system and their relationships and the different compositions
and dependencies between one or more requirements.
As previously presented, CPS have specific character-
istics that should be clearly specified in order to avoid
development omissions. Therefore, constructors from the
MARTE profile are included in initial requirements spec-
ification models to explicit temporal requirements (physical
and logical), non-functional and, also, dynamic and static
criteria that are relevant to a requirement.
The final stage established by the proposed approach,
for the processes of requirements engineering, describes the
refinement of developed models and all the descriptions and
annotations in the model elements through VSL. This step
aims to establish formal annotations of model elements,
which facilitates the analysis, to contribute to activities of
the design process (such as refinements) and, mainly, to
allow one to perform activities that verify the correctness
and consistency in a requirements specification.
The steps presented above are considered for description
of the structural components of the system (briefly intro-
duced in Section 4), their relationships and internal compo-
nents. Detailed design artifacts are presented in Sections 5,
6 and 7.
4. Case Study and Application of the Proposed
Approach
Industrial Packing System (IPS) is an industrial mecha-
tronic system that owns different embedded and real-time
functions employed in industrial processes for different
purposes, degrees of complexity and automation. Figure 2
depicts diagrammatically system components used for this
case study, which has been adapted from other proposals
[14], [15] [8].
Figure 2. Industrial Packing System. Adapted from [15]
IPS is composed of the following components: feeder
circuit that performs routing of items, boxes and packaging
boxes, by the conveyor belt, between the stations and the
control area, two gate sets that allows to perform routing of
items, boxes and packed boxes between the conveyor loops,
two conveyor belts providing routing of items, boxes and
packed boxes between transport loops, a robotic arm with
a gripper that owns movement operations of materials for
storage unit or for mounting, a storage unit to store items for
assembly or packages/parts already packaged, tag readers
which aim to check information of a piece and decision
making from it, and various sensors which jointly indicate
conditions on components, including items, boxes and parts,
handled by the system.
The input conveyor belt brings individual parts that are
combined to form products. The conveyor belt stops when
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the sensor detects presence of a part. Then, the robotic
arm will put it in a unit of storage. The second conveyor
belt brings empty boxes in which the parts are stored. This
conveyor belt continues to operate until the sensor detects
an empty box in the expected position. When the product
is fully assembled, the controller sends a command to the
conveyor belt which must initiate the product packaging and
subsequent storage.
When a new product requires a part or item, the status
of sensors coupled in the assembly conveyor is evaluated
to check whether the product is available. If the item is
physically located in the parts of the conveyor belt, the
product will be assembled from this conveyor belt and the
available item used to assemble the product. Otherwise, the
piece is taken from the storage unit.
Functional and non-functional requirements of IPS are
analyzed, elicited and specified below, according to the
proposed methodology. SysML and MARTE profiles are
adopted for generating structural models of the system in
order to describe embedded and real-time properties of
requirements and system design models.
5. Requirements Analysis
In order to apply the modeling methodology elaborated
in this research (Section 3), the initial description of IPS is
evaluated and the analysis process of its main features is
initialized with the purpose of developing, at a high level
of abstraction, a check list that matches the key respon-
sibilities of the system. Each one of the requirements is
tabulated, as presented in Table 1, according to its type.
Non-functional characteristics correlated and the indication
of which elements, of the MARTE profile, can contribute to
the design approaches (next steps of the proposed approach)
is also shown in Table 1. This analysis stage, categorization
and description in high level of abstraction of requirements
allows better understanding of these requirements and, later,
formal specifications.
As discussed in other works [16], [8], non-functional
requirements of a real-time system may be contained in four
major categories, being them time, performance, distribution
and embedded.
Time Requirements may be related to the defini-
tion/fulfillment of timing or precision criteria. Among the
timing requirements can be found non-functional require-
ments related to deadlines, periods, cost, time release, acti-
vation latency and deadlines start and end of activities. Fur-
thermore, requirements that are related to the type precision
can be of type tolerated delay, variation in the execution of
activities (Jitter), freshness (represents the time interval in
which a sampled data value is considered to be updated),
resolution and drift, which has a derivation or continuous
displacement that must be shown.
Performance category is related to the definition of
criteria regarding response time and throughput of a non-
functional requirement. These characteristics are important
for explicit performance criteria that must be well-defined
in order to create effective and secure systems.
Distribution category is composed of requirements that
can describe characteristics of allocation of tasks in different
distributed modules, information about the different hosts of
the system, and decentralized communication and synchro-
nization policies between the different modules dispersed
of the system. Finally, the relevant characteristics related to
embedded category may be related to area, power consump-
tion, total energy and memory allocation of an embedded
component.
Table 1 describes initial system analysis towards the
high-level requirements of IPS. In general, this analysis is
very important for the initial process definition and un-
derstanding of the system and the separation of concepts
that relates the functional, non-functional and embedded
properties of the system. Requirements for high system
level are described in natural language (column Requirement
Description), their categorization in terms of functional and
non-functional requirements (column Type), the description
of the subcategories and, also, with this analyses it becomes
possible to provide, for specification purposes or detailed
design, the MARTE profile packages that will detail this
requirement.
6. Formal Specification of Requirements with
MARTE and VSL
SysML Requirements diagrams [17] provide support for
modeling individual requirements and their relationships and
makes it possible to represent a requirement in an atomic
manner. Each individual SysML requirement contains two
attributes named as ID, a unique identification, and TEXT,
to describe general information about the requirement.
In this proposed research, SysML Requirements diagram
is adopted in each of the phases of the approach proposed
in Section 3, at different levels of detail, regarding activities
of Requirement Elicitation, Composition of Models through
MARTE Profile and Formal Specification with VSL.
Activities of Requirement Elicitation use the related in-
formation about global requirements of the Industrial Pack-
ing System, presented in Table 1, for modeling the system
requirements and explain the relationships and the cooper-
ation between general and more specific requirements of
the system. This early analysis contributes to understanding
the purpose of the system. Also, it allows to establish its
different modules, shows the hierarchy and dependencies
between system requirements and cooperate to define the
artifacts in the system design stage. Fig. 3 presents a frag-
mentof process requirements elicitation. The main objective
of requirements elicitation is to present models of different
system requirements at a high abstraction level and show
how these requirements are correlated or have influence on
other system requirements.
From the directions on non-functional and embedded
characteristics, presented in Table 1, Composition of Mod-
els through MARTE Profile aims to explicit in the elabo-
rate models different annotations, stereotypes or restrictions
on model elements. Elements modeled in this stage are
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Requirement Description Type RFN Type MARTE Package
The system must control the robotic arm RF - NFP
The system must control the mechanical gripper of moving objects RFN Time/Precision Time/GRM
The system must control the mechanical joints arm control RFN Time Time
The system must control the assembly cell RFN Time/Distribution NFP/Time/GRM
The system must control the product packaging RFN Time/Distribution NFP/Time/GRM
The system must control the storage unit RFN Time/Distribution NFP/Time/GRM
The system must control the movement of the conveyor belt RF - NFP
The system must perform the detection of partes in the conveyor belt RFN Time(Period/Freshness) Time/GRM
The system must perform the detection boxes in the conveyor belt RFN Time(Period/Freshness) Time/GRM
TABLE 1. ANALYSIS AND CLASSIFICATION OF SYSTEM REQUIREMENTS IN HIGH LEVEL
<<Requirement>>
AssemblyProducts
 ID = RQ2
 Text = "Describes the
  functions responsible 
 for to assembly of boxes,
  items or parts".
<<Requirement>>
UnpackBox
 ID = RQ4
 Text  = "Describes the actions
 responsible for unpacking 
 the items contained in a box".
<<deriveReq>>
<<Requirement>>
ControlConveyorBelt
 ID = RQ6
 Text = "Control the 
 movements of the 
 conveyor belt".
<<Requirement>>
ConveyorBeltInput
 ID = RQ7
 Text = "Controls the 
 conveyor belt input".
<<Requirement>>
ConveyorBeltOutput
 ID = RQ8
 Text = "Controls the 
 conveyor belt output".
<<Requirement>>
ROBOTCONTROL
 ID = RQ1
 Text = "General Control 
 System IPS".
<<Requirement>>
ControllingStorUnit
 ID = RQ5
 Text = "Describes the 
 functions related to the
  control of the storage unit".
<<deriveReq>>
hierarchy
hierarchy
hierarchy
hierarchy
Figure 3. Part of IPS Elicitation Requirements
enriched with MARTE constructors allowing to describe
non-functional criteria relating, for example, non-functional
properties timing, accuracy, performance, embedded and
distribution requirements and, also, the description of phys-
ical and logical resources of the system.
Finally, the last phase in the formulated approach pro-
poses Formal Specification by describing models devel-
oped with VSL. VSL is a compatible language with the
constructors of the MARTE profile and is used to allow
formal specification, on model elements, of requirements
with temporal characteristics and in annotations based on
expressions. Thus, it becomes possible to verify the correct-
ness and consistency of elaborated models with the proposed
specification.
Due to space constraints, only the modeling of com-
ponent ROBOTCONTROL of IPS is presented in this
paper. Moreover, artifacts of phases 2 and 3 of the pro-
posed approach are composed and presented together in
Fig. 4. ROBOTCONTROL represents one of the most
complex resources of IPS, possessing as main functions the
communication, coordination and interaction with embedded
components (e.g., robotic arm), physical (conveyor belt) and
logical (processing units) of IPS.
Requirement REQ1 keeps control and coordination of
the four processing activities of the system. These activ-
ities, named as A1, A2, A3 and A4, represents, respec-
tively, the conveyor belt input control, conveyor belt out-
put control, the coordination (or handling) of assembling
arms and control of the storage unit. This requirement is
stereotyped with << Configuration >> ((of CoreEle-
ments::Causality::ModalBehavior) and is important for rep-
resenting the main system configuration that is defined by
a set of elements or modules of the system.
Requirement RQ2 represents a non functional timed re-
quirement whose actions performed in the system occur after
sending a signal from element ROBOTCONTROL for this
component. Packing of a box or of an item is accomplished
based on interpretation of a signal (EVENTROBOT) sent
by ROBOTCONTROL for this element. Therefore, the
action of packing a box is triggered if Nb = 1  Ni = 0.
On the other hand, the action of assembling an item is
performed if Ni = 1  Nb = 0. The Nb variable refers to
the number of boxes and Ni to the number of items which
are associated with the EVENTROBOT event. Therefore,
when a solicitation of a box arrives to the robot, an action
of packing a box is triggered.
6136
<<Requirement>>
AssemblyProducts
<<ComputingResource>>
 ID = RQ2
 Text =   
 Action 1: Nb =1*Ni=0
 Action 2: Ni =1*Nb=0
<<Requirement>>
UnpackBox
<<ComputingResource>>
 ID = RQ4
 Text  = (Nd=((Ni>0)
 and(Nb>0))=true)
<<Requirement>>
ControlConveyorBelt
<<ComputingResource>>
 ID = RQ6
 Text = Control the 
 movements of the 
 conveyor belt
<<Requirement>>
ConveyorBeltInput
 ID = RQ7
 Text = (Nb=0)or(Ni=0)
<<Requirement>>
ConveyorBeltOutput
 ID = RQ8
 Text = Nb=Ni^1<=2
<<Requirement>>
DetectionBoxes
<<ComputingResource>>
 ID = RQ10
 Text =  
 updateSensor(3,us)
<<Requirement>>
DetectionParts
<<ComputingResource>>
 ID = RQ9
 Text =  
 updateSensor(3,us)
ConcurrencyResource
{jitter(armControl)<(4, ms)}
<<NfpConstraint>>
{kind = offered}
update(periodic(10,ms))
<<Requirement>>
ROBOTCONTROL
<<Configuration>>
 ID = RQ1
 Text = General Control 
 System IPS
<<Requirement>>
ControllingStorUnit
<<ComputingResource>>
 ID = RQ5
 Text = tuple(items=vI, 
 parts=vP, boxes=vB)
<<NfpConstraint>>
{kind = offered}
EVENTROBO = (N=0? Ni: Nb)
<<Requirement>>
ArmCoordination
<<TimingResource>>
<<TimedProcessing>>
 ID = RQ3
 Text = armControl when 
 Ni v Nb?(5,ms):(8,ms))
Figure 4. IPS Requirements Specification with MARTE and VSL.
Requirement RQ3 describes a timed element, through
two Time Expressions. Initially, a duration expression de-
limits the duration period for performing the EVENTARM,
which is assigned from ROBOTCONTROL. In this case,
the packed box and items of the arm operations have the
duration of 3ms. The unpacking operation has the duration
of 8ms. These durations are defined by the conditional
expression contained in Text. For this element the max-
imum variation (Jitter) of 4ms for its controls/functions
is defined. Stereotype << TimedProcessing >>,
from Time::TimeRelatedEntities::TimedProcessing Mod-
els, is applied in this requirement to indicate that
the functions which are executed by RQ3 describes
start and end times or a known duration. In ad-
dition, stereotype << TimingResource >>, from
MARTE::GRM::ResourceTypes, is also employed in this
requirement to show that it will interact with hardware
components that are capable of following and evidencing
pace of time.
Requirement RQ4, when receiving an EVENTARM,
will perform, through cooperation with RQ3, unpack-
ing of items of a box in accordance to the anal-
ysis of boolean expression Nd = (Ni > 0) ^
(Nb >= 1) = true. Requirements RQ2 and RQ4
relates with RQ3, once this requirement cooperates in
a synchronized way with the above-mentioned require-
ments. Stereotype << ConcurrencyResource, from
MARTE:GRM::ResourceTypes, describes logical or physi-
cal concurrency. In case it is logical, the supplying process-
ing resource needs to be arbitrated with a certain policy.
Besides keeping updated information of items, parts and
boxes, requirement RQ5 allows to perform classification
of the storage unit items through tag reading. Requirement
RQ5 is described by an expression that matches with Tuple
Type, that is, tuple = (itens = vI; parts = V P; boxes =
vB) in which vI, vP and vB variables describes a literal
decimal number that corresponds to the updated values (pe-
riodically in this unity) of items, parts and boxes. Stereotype
<< NfpConstraint >> is used to write a RQ5 restric-
tion, as a temporal expression, to describe the periodical
execution of an update in the quantity of items from the
storage unit.
Stereotype << ComputingResource >> is employed
in the model elements that represents either virtual or
physical processing devices that must be able to execute
a program code to accomplish its functionalities.
Requirement RQ6 controls movements of the conveyor
belt. Requirements RQ7 and RQ8 relate control function-
alities for conveyor belt input and conveyor belt output
of products which are moved by conveyor belt. Boolean
function (Nb = 0)_(Ni = 0), expressed in requirement
RQ7, checks either the nonexistence items or boxes in
the input conveyor. If both are equal to zero, then it is
necessary to remove such elements from the storage unit
for the input conveyor belt. Data transference between the
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output conveyor belts and for the storage unit (transportation
and stacking boxes) is controlled by RQ6 from evaluation
of boolean function Nb = Ni1 <= 2 in requirement
RQ8, which describes that no more than two boxes can be
in the conveyor belt. Furthermore, these requirements are
subjected to adverse situations presented by requirements
RQ9 and RQ10, and must provide a set of operations for
acting accordingly to changes and a potential disorder during
production (e.g., a sequence of interrupted products).
Requirements RQ9 and RQ10 represent functions re-
sponsible for evaluating, through periodical reading of sen-
sors, conditions of the conveyor belt as it relates to the
absence or existence of items (this will trigger a behavior
on the assembly vinculated system) and/or boxes already
assembled by the system. For avoiding delays in the other
processes of the system such readings occurs in a restrict
period of time and must have a low sampling tax.
VSL specifications allows to specify, in a clear way,
in the requirements model, processing activities that must
be timed or requiring a formal declaration of their require-
ments. By using VSL, it is possible to formalize intervals
or durations that restrict a requirement, as for instance, con-
ditional expressions in elements of the model and possible
variations in specific actions.
7. Detailed System Design: Block Diagram
SysML Block diagram represents the system compo-
nents and their relationships [17]. A block can represent
the characteristics of a physical or logical entity, such as a
hardware component or a physical object. Blocks can have
attributes and operations and these represent, respectively,
the internal properties of the block (shown in the second
compartment) and operations that describe the behavior
presented by the block (shown in the third compartment).
The Industrial Packaging System structural analysis is
represented in this research through SysML structural dia-
grams enriched with MARTE annotations. Figure 5 depicts
the SysML Block diagram for a part of the system modeled
in this case study. The modeled system is shown partially
due to lack of space in this paper, and by focusing on
the components that are related to process control, process
assembly/disassembly of a product, from the captured sig-
nals of Conveyor Belt, controlled by System Control and
interpreted and executed by Assembly Module and Arm
Device.
Detailed design of the system architecture is composed,
in this partial model, by System Control, which describes
the interactions of an autonomous component able to self
manage, interact and control the other components of the
system, Conveyor Belt, which describes the characteristics
of the control module of the input and output conveyor belt,
Bus Control, responsible for configuring communication
interface between components, and Arm Device, compo-
nent that characterizes an embedded physical device able to
perform the processes of packing and unpacking an item or
boxes in accordance with the requests for product assembly
(RQ2), and Assembly Module, which describes an element
which binds events triggered in System Control assembling
operations Arm Device.
The pack attribute, specific bus, allows to represent data
packet transferred between the system components (signals
which characterize the system event). EVENTROBOT and
EVENTARM attributes identify events, captured by sen-
sors,and behavior of the system. In addition, attributes are
described that assign the ports/interfaces for communication
between the system components as, for example, IPS 1,
IPS 2, IPS 2 and IPS 4.
The third compartment of a block, depicted in Figure
5, describes the behavior function provided by a block.
For example, operating of the System Control, named as
getInforConveyor(), describes the configuration of the sys-
tem primary activities. That occurs from periodic reading
sensor data that is initialized for executing the operation
updateInfoConveyor(), which occurs in a synchronized way
with operations of block Conveyor Belt). Other operations,
not described here for reasons of space, relate to relevant
operations of provided interfaces or required of the block in
question.
Figure 5 depicts communications between
System Control and the other blocks. The block diagram
relates a block to another through associations that refers
to possible communications/relationships between parts
of a block. The composition relationship is represented
by an arrow with a filled diamond at one end. This
relationship establishes an all-part relationship in which
the block at end of the diamond represents the block-all
and is composed by blocks part. Thus, it is possible to
make explicit that blocks Arm Device, Conveyor Belt,
Assembly Module and Bus Control compose and integrate
the System Control block and Cooperate together for the
attendance of the general purpose of the system.
Stereotypes used in the design model allow to emphasize
resources, characteristics of physical entities, communica-
tion between elements, and other tasks. The stereotype
CommunicationMedia allows to describe elements of the
system capable of carrying information from one location to
another. The elementSize attribute describes the size in bits
of the transmitted message, and the transmMode attribute
represents the transmission mode of packages.
The Device stereotype is used to characterize a physical
element with one or more offers to the service system.
Stereotype TimingResource is applicable, in design models,
to emphasize an embedded device that has relationship with
a chronometric clock in order to implement the timing
mechanisms in their operations. In this case, the TimedEvent
stereotype relates a model element to a logical or physical
clock.
Scheduler and ProcessingResource describes a system
component that performs its processing activities in accor-
dance with certain scheduling policies, that is, from the
ordering (through a pre-established policy) to the events
that will be executed. Stereotype TimedEvent enables events
that should happen in known time intervals. For the Con-
veyor Belt block this stereotype is pertinent to describe
the time-verification process carried out by the sensors
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<<clockType>>
{nature=TimeNatureKind, unitType=TimeUnitKing} 
 resolution(read only) = 1.0
 currentTime(): Real
<<dimension>>
TimeUnitKing
 <<unit>>: s
 <<unit>>: tick
 <<unit>>: ms
 <<unit>>: us
 unit: min
 unit: hr
 unit: day
<<enumeration>>
TimeNatureKind
 discrete
 dense
<<Clock>>
Chronometric
 {nature =discrete, unitType=
 ms, resolution=1.0}
 getTime()
 setTime()
<<Block>>
Bus_Control
<<CommunicationMedia>>
{elementSize =16bits, 
transmMode=halfduplex
 ID: string
 packs: string
 IPS_p3
<<Block>>
Conveyor_Belt
<<ComputingResource>>
<< TimedEvent >>
 ID: string
 event: string
 IPS_p2
 checkConvBeltInp( )
 checkConvBeltOut( )
 sensorStateIt( )
 sensorStateBx( )
 setEvent( )
1
1
1
1
1
1
TimedElement
<<Block>>
System_Control
<<Schedulable>>
<<ProcessingResource>>
 ID: string
 EVENTROBOT: string
 sched_Policy: SchedPolicyKind
 ITS_p1
 getInfoConv(event:string)
 upDateInfoConv()
 schedulingProc()
<<Block>>
Arm_Device
<<DeviceResource>>
<<TimedProcessing>>
 ID: string
 EVENT_Arm: string
 clock_chron: Chronometric
 IPS_p5
 processTypeEv(EVENTARM)
 assembyItem(string)
 assembyBox(string)
<<Block>>
Assembly_Module
<<ComputingResource>>
 ID: string
 EVENTARM: string
 IPS_p4
 processSignal(EVENTROBOT)
 controlAssBox( )
 controlAssItem( )
<<enumeration>>
SchedPolicyKind
 EarliestDeadlineFirst
 FIFO
 FixedPriority
 LeastLaxityFirst
 RoundRobin
 TimeTableDriven
 Undef
Figure 5. Model Design with Blocks Diagram.
performed in a repetitive and timed way to capture system
events (which trigger various actions in the system).
8. Detailed System Design: Internal Blocks Di-
agram
SysML Internal Blocks diagram allows displaying of
internal connections between the parts of a block. Through
this diagram it is possible to define, directly or via ports,
which parts of blocks are related and in communication with
parts of other blocks. Ports are a special class of property
used to specify allowable types of interactions between
blocks. Figure 6 presents the individual characteristics of
a communication block. Ports IPS p4 and IPS p3 are used
to explain the interaction of assM (of Assembly Module)
and bus (Bus Control). Connection between these ports is
represented by associating connectors.
Another important contribution of a port is the defi-
nition of provided and required interfaces of the system
in early phases of the development process. A provided
interface is described by a circle and identifies a port that
produces/provides services to its customers.
assM: Assembly_Module bus: Bus_Control
Assembly_Module Interface
Assembly_Module Interface
EVENTARM
Bus_Control Interface
packs
Bus_Control
Interface
IPS_p4 IPS_p3
connects
Figure 6. Model Design with Internal Blocks Diagram
9. Conclusion
This proposed research presented the application of an
embedded real-time requirements modelling methodology
for the development stages of CPS. SysML and MARTE
compose a modelling proposal suitable to the representation
of functional and non-functional requirements that allows to
strengthen the phases of specification, analysis and design
of systems. Moreover, VLS is applied in the proposed
methodology to perform the requirement descriptions and
annotations in a formal way, in modelling elements, con-
tributing to decrease the ambiguity of specifications.
As contributions of this research, it can be highlighted
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the elaboration of a methodology able to represent not
only software, but also the hardware components and their
embedded controls. Furthermore, it can be also stressed
the description of a fairly simple methodology for analysis,
specification and modelling of complex systems at different
levels of abstraction. Thus, system designers do not need
to have knowledge of different modelling tools for the
requirements specification process. Finally, the proposed
methodology uses specific diagrams suitable to requirements
and design description that are enriched with stereotypes
of MARTE, a profile known for the purpose of modelling
embedded real-time systems. In this context, the MBE ap-
proach allows improvement of communication between the
hardware and software teams, once they use specifications
of structure and behavior of the system at the same level of
abstraction, using the same modeling languages.
Stereotypes of the MARTE profile are a convenient
way of identifying elements in a UML model that have
an additional non-standard semantics, that is, the semantics
that goes beyond the limits of the UML standard in itself.
Guidelines are presented in this paper for the adoption of
an intuitive way for applying the MARTE profile MBE
strategies for CPS design.
Combination of VSL, in formal specification models
of requirements, with temporal annotations of MARTE,
contributes to the decrease of ambiguity in specifications.
Overall, this formalism will allow the analysis and verifica-
tion of the correctness and consistency of artifacts created
during specification process, through automated techniques,
already in initial stages of development of these systems.
Thus, specification errors may be found earlier through the
development cycle.
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